www.design-reuse.cn
Design & Reuse We Chat
搜索,选择,比较,与提供商进行安全高效的联系
You are here : design-reuse.cn  > Embedded Processing  > RISC-V
Download Datasheet        Request More Info
All Silicon IP

Overview

eSi-RISC is a highly configurable microprocessor architecture for embedded systems, that scales across a wide range of applications.

The RISC IP core has been silicon proven in a number of ASIC and FPGA technologies.

Benefits

  • Highly configurable, allowing the processor to be tailored to fit a wide range of applications, on both FPGA and ASIC technology.
  • Performance and code density amongst the very best available.
  • Silicon proven from 0.35um to 16nm FinFET.
  • License-free SW development tools.
  • Competitive licensing terms.
  • Backed up by the EnSilica reputation for quality design services.

Block Diagram

Tech Specs

Maturity Silicon proven

Features

  • Configurable 16 or 32-bit, 5-stage pipelined RISC, load-store architecture.
  • Implemented in as little as 8k ASIC gates for minimum 16-bit configuration.
  • Intermixed 16 and 32-bit instructions gives exceptional code density.
  • Uses industry standard bus architecture for IP interconnection (AMBA AXI/AHB/APB).
  • Configurability and custom instructions will deliver a solution with exceptionally low-power.
  • Choice of von Neumann or Harvard memory architecture.
  • Supports user and supervisor modes.
  • JTAG or serial hardware debug.
  • Applications include smart sensors, IoT, touch screen controllers, medical, power management, metering, wireless or mobile products.

业务合作

访问我们的合作伙伴页面了解更多信息

广告发布

访问我们的广告选项

添加产品

供应商免费录入产品信息

点击此处了解更多关于D&R的隐私政策

© 2018 Design And Reuse

版权所有

本网站的任何部分未经Design&Reuse许可,
不得复制,重发, 转载或以其他方式使用。